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Abstract—Depthwise convolutions provide significant perfor-
mance benefits owing to the reduction in both parameters and
mult-adds. However, training depthwise convolution layers with
GPUs is slow in current deep learning frameworks because
their implementations cannot fully utilize the GPU capacity.
To address this problem, in this paper we present an efficient
method (called diagonalwise refactorization) for accelerating the
training of depthwise convolution layers. Our key idea is to
rearrange the weight vectors of a depthwise convolution into
a large diagonal weight matrix so as to convert the depthwise
convolution into one single standard convolution, which is well
supported by the cuDNN library that is highly-optimized for GPU
computations. We have implemented our training method in five
popular deep learning frameworks. Evaluation results show that
our proposed method gains 15.4× training speedup on Darknet,
8.4× on Caffe, 5.4× on PyTorch, 3.5× on MXNet, and 1.4×
on TensorFlow, compared to their original implementations of
depthwise convolutions.
Index Terms—Acceleration, convolutional neural network,
depthwise convolution
I. INTRODUCTION
Deep convolutional neural networks (ConvNets) [1]–[6]
have recently become increasingly important for computer
vision applications. However, standard deep ConvNets suffer
from high computational cost due to their high numbers of
parameters and mult-add operations.
MobileNets [7] uses depthwise separable convolutions,
which factorize a standard convolution into a depthwise
convolution and a pointwise (1×1) convolution, to effectively
reduce the numbers of both parameters and mult-add opera-
tions. Xception [8] leverages depthwise separable convolutions
to improve its classification performance. However, as reported
in [9] and [10], depthwise convolutions have a low compu-
tation vs. memory access rate, which means memory access
takes more execution time than computation and it is more
difficult to implement depthwise convolutions as efficient as
computation-intensive layers like standard convolutions. This
makes training depthwise convolution layers with GPUs very
slow in current deep learning frameworks such as Caffe [11],
PyTorch [12], MXNet [13] and TensorFlow [14], mainly be-
cause their implementations of depthwise convolutions cannot
fully utilize the GPU capacity.
∗Corresponding author.
TABLE I
RATIOS OF MULT-ADDS, PARAMETERS, AND TRAINING TIME OF
DIFFERENT LAYER TYPES FOR MOBILENETS ON CAFFE.
Type Mult-Adds Parameters Training Time
Conv 1× 1 94.86% 74.59% 16.39%
Conv DW 3× 3 3.06% 1.06% 82.86%
Conv 3× 3 1.19% 0.02% 0.72%
Fully Connected 0.18% 24.33% 0.03%
Conv DW: depthwise convolution layer.
Caffe, PyTorch and MXNet implement depthwise convolu-
tions by performing the standard convolution channel-by-
channel. This method simply launches a CUDA kernel or
cuDNN function for each of the input channels, and applies no
inter-channel optimizations such as filter combination. Conse-
quently, the number of threads launched for each standard
convolution is small and the utilization of GPU cores is very
low. For example, although depthwise convolutions have only
about 3% of the mult-adds and 1% of the parameters when
training a MobileNet [7], they spend over 82% of the overall
training time on Caffe which is much higher than any other
layer types, as shown in our evaluation (Table I).
Different from the channel-by-channel method, TensorFlow
adopts the specialized kernel method which implements depth-
wise convolutions by designing a specialized CUDA kernel
and computing all the input channels in the single kernel.
This method is more efficient in training depthwise convolu-
tion layers because it exploits the inter-channel parallelism.
However, the specialized kernel method prevents TensorFlow
from leveraging the cuDNN library [15] with the algorithm-
level and microarchitecture-level optimizations, which are vital
for high-performance GPU computations.
This paper presents diagonalwise refactorization, an effi-
cient method for accelerating the training of depthwise
convolution layers. First, the weight vectors (filters) of the
input channels are rearranged into a diagonal matrix to con-
struct one single large filter. Then, the depthwise convolution
is computed as a standard convolution with the large filter,
which supports to leverage the cuDNN library to accelerate
the computation. We further adopt a grouping mechanism for
convolutions with large numbers of input channels, where the
channels are divided into several groups and the diagonalwise
refactorization is performed for each group. By combining
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all filters into a large one, our method could exploit the
inter-channel parallelism to utilize the GPU capability more
efficiently. By supporting the cuDNN library, our method
could directly enjoy its algorithm-level and microarchitecture-
level optimizations.
We have implemented our method on five popular frame-
works including Darknet [16], Caffe, PyTorch, MXNet, and
TensorFlow. Evaluation results show that our method gains
15.4× speedup on Darknet, 8.4× on Caffe, 5.4× on Py-
Torch, 3.5× on MXNet, and 1.4× on TensorFlow, when
training a standard MobileNet, compared to their original
implementations of depthwise convolutions. We conduct ex-
tensive experiments on different MobileNet hyper-parameters
including shallow models, width multiplier and resolution
multiplier, and perform detailed analysis on the layer-by-
layer training time. Code has been made publicly available
at https://github.com/clavichord931.
The contribution of this paper is summarized as follows.
1) We propose a novel method (diagonalwise refactoriza-
tion) that effectively accelerates the training of depth-
wise convolutions.
2) We implement our method on five popular frame-
works and provide detailed performance comparison and
analysis.
3) We discuss the extensibility of our method and show that
it could be adopted in the training of many acceleration
techniques such as pruning and group convolutions.
II. RELATED WORK
Many techniques have been proposed to compress existing
ConvNets. Network pruning [17]–[20] accelerates the infer-
ence of networks by reducing spatial, connection and chan-
nel redundancy. Parameter quantization [21]–[26] trains deep
ConvNets directly with binary weights and gains significant
acceleration. Tensor decomposition [27]–[29] adopts a low-
rank approximation to original convolution filters to reduce
parameters.
Layer factorization has been proposed to build lightweight
networks. SqueezeNet [30] proposes fire modules which mix
1 × 1 and 3 × 3 convolutions and achieves AlexNet-level
accuracy with 50× fewer parameters. MobileNet [7] replaces
standard convolutions with depthwise separable convolutions
[8] and provides competitive accuracy with state-of-the-art
networks. ShuffleNet [9] further applies group convolutions
in depthwise covolutions with channel shuffle operations.
A depthwise separable convolution is a combination of a
depthwise convolution and a pointwise convolution. As shown
in Figure 1, a depthwise convolution filter (kernel) is applied
to one input channel with its own set of weights. For an M -
channel input feature map, a depthwise convolution creates an
M -channel output feature map. Depthwise separable convolu-
tions achieve a significant reduction in parameters and mult-
1Code in Caffe, PyTorch and TensorFlow has been made publicly available
at https://github.com/clavichord93/diagonalwise-refactorization-caffe, https:
//github.com/clavichord93/diagonalwise-refactorization-pytorch and https://
github.com/clavichord93/diagonalwise-refactorization-tensorflow.
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Fig. 1. A depthwise separable convolution is composed of a depthwise
convolution and a pointwise convolution.
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Fig. 2. Matrix manipulation in standard convolutions. The intermediate matrix
C is first obtained by an im2col operation. Then a multiplication between the
weight matrix W and C produces the result matrix Z.
add operations, and thus effectively accelerate the computation
of ConvNets. For example, MobileNets perform very fast
inference on mobile devices [7], [31], [32]. We also achieve
real-time single-category detection with a 0.375-MobileNet-
416 model on i7 CPU and a 0.375-MobileNet-128 model2 on
iMx6 ARM with NEON acceleration, in the YOLOv2 [33]
detection framework.
Currently there are two methods (channel-by-channel and
specialized kernel) for implementing depthwise convolutions,
both of which are based on the standard convolutions.
Standard convolutions. Assume that the numbers of input
and output channels are respectively M and N , the size of the
feature map is F×F , and the size of the convolutional kernels
is K×K. A standard convolution is implemented in two steps,
as shown in Figure 2. The first step is an im2col operation,
where the input feature map XM×F×F is rearranged into an
intermediate matrix C(M ·K·K)×(F ·F ), and every block to be
convolved in X is rearranged into a column of C. The second
step is a matrix multiplication between the convolution weight
matrix WN×(M ·K·K) and the intermediate matrix C. The
result is a matrix ZN×(F ·F ), each row of which represents
a single channel of the output feature map.
Channel-by-channel method. As shown in Figure 3, this
method simply performs the standard convolution for each of
the input channels. M intermediate matrices C(i)(K·K)×(F ·F )
are first generated using an im2col operation. Then M
multiplications between the weight vectors w(i)K×K and the
intermediate matrices C(i) are performed. Finally, tiling the
M result vectors z(i)F×F generates the result matrix Z. The
2Only the first 11 layers of the standard MobileNet is used. 0.375 indicates
the width multiplier while 416 and 128 indicate the resolution multiplier.
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Fig. 3. Matrix manipulation in the channel-by-channel method.
Multiplications between weight vectors w(i) and intermediate matrices C(i)
produce the result vectors z(i).
channel-by-channel method is adopted in Caffe, PyTorch
and MXNet. Caffe only supports to leverage the general
matrix multiply (GEMM) operations, but not cuDNN, for
channel-by-channel convolutions, while PyTorch and MXNet
support to use cuDNN which offers a remarkable performance
improvement compared to Caffe (as shown in Table II).
Specialized kernel method. This method does not explicitly
generate the intermediate matrix C and designs its own spe-
cialized CUDA kernel for implementing depthwise convolu-
tions instead of performing standard convolutions channel-
by-channel with GEMM or cuDNN. In a CUDA thread, a
K × K block from the input feature map X is convolved
with the weights w(i) of the same channel to compute one
pixel in the output feature map Z. The specialized kernel
method is adopted in TensorFlow, which performs its own
hand optimizations for GPU’s shared memory and caches.
III. DESIGN
In this section, we first introduce the diagonalwise refac-
torization method, and then describe the grouping mechanism
for large numbers of input channels. At last we analyze the
advantage of our method over previous proposals.
A. Diagonalwise Refactorization
Consider a depthwise convolution with M input channels.
In normal depthwise convolutions, a single filter is a vector
w(i) of length K × K. The convolution operation is the
multiplication of a weight vector w(i) and the intermediate
matrix C(i) of the same input channel. The depthwise convolu-
tion is composed of M vector-matrix multiplications. In diag-
onalwise refactorization, we convert a depthwise convolution
into a standard convolution. The M weight vectors w(i) are
rearranged into a large weight matrix WM×(M ·K·K) on the
diagonal positions and all other positions are set to 0. The
im2col matrices C(i) are tiled from top to bottom and form
a large intermediate matrix C(M ·K·K)×(F ·F ), which is the
same as in a standard convolution. Figure 4 shows how we
rearrange the depthwise weight vectors into a large weight
matrix. During backward propagation, the gradients from the
top layer are passed only to the diagonal weights and all other
positions remain 0.
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Fig. 4. Matrix manipulation in a 4-channel diagonalwise group. The weight
vectors w(i) are first rearranged into a large weight matrix W. Then the
multiplication of W and the intermediate matrix C produces the result matrix
Z.
This conversion can be expressed as an M -channel standard
convolution preceded by a multiplication of the weight matrix
W and a constant mask matrix AM×(M ·K·K) where
W =

w(1)
w(2)
. . .
w(M)
 , (1)
A =

11×(K·K)
11×(K·K)
. . .
11×(K·K)
 . (2)
The depthwise convolution could be written as
Wˆ =W A
Z = Wˆ ⊗X (3)
where X is the input feature map, Z is the output feature map,
 represents elementwise multiplication and ⊗ represents
convolution. With the mask matrix A, redundant weights
are filtered out and only depthwise weights are used for
convolution. During backward propagation, the gradients of
the weight matrix are
∂Z
∂W
=
∂Z
∂Wˆ
· ∂Wˆ
∂W
=
∂Z
∂Wˆ
A, (4)
where redundant gradients are also filtered out and only
depthwise weights are activated.
B. Grouping Mechanism
Compared to previous methods for implementing depthwise
convolutions, our method introduces extra computational cost
due to the refactorization of weight vectors, making our
method inefficient when the number of input channels is
very large. We propose a grouping mechanism to address
this problem, where depthwise convolutions are divided into
diagonalwise groups and the diagonalwise refactorization is
performed for each group.
For a depthwise convolution with M input channels, the
grouping mechanism has the following three steps. First, we
divide the input channels into G groups, each of which con-
tains M/G channels. Second, every group of weight vectors
are refactorized into a diagonalwise matrix for that group.
Third, each group is computed as a standard convolution which
supports to leverage the cuDNN library. By this means an M -
channel depthwise convolution is converted into G standard
convolutions each having M/G input channels, instead of one
large standard convolution having M input channels.
C. Analysis
Compared to our diagonalwise refactorization method, the
channel-by-channel method (adopted in Caffe, PyTorch and
MXNet) launches smaller CUDA kernels with fewer threads,
because the workload of a single input channel is small. The
one-channel-at-a-time computation leads to low utilization of
GPU resources. In contrast, our method rearranges the input
channels into diagonalwise groups, and the computation within
a group could be done by a single CUDA kernel or cuDNN
function. This enables the computation of input channels in
the same group to be executed in parallel and thus more GPU
threads could be launched. Consequently, our method obtains
higher computation parallelism and has a higher utilization of
GPU resources.
The specialized kernel method (adopted in TensorFlow)
launches one specialized CUDA kernel for all the input
channels of a depthwise convolution layer, and achieves
considerable improvement in GPU resource utilization com-
pared to the channel-by-channel method. However, it directly
computes the convolutions and cannot leverage the algorithm-
/microarchitecture-level optimizations of the cuDNN library.
In contrast, our method convert a depthwise convolution
into a standard convolution which supports to leverage the
cuDNN library to compute convolutions. At the algorithm
level, cuDNN provides fast algorithms (such as Fast Fourier
Transform and Winograd Transform) for standard convolu-
tions. At the microarchitecture level, cuDNN uses kernels
specifically optimized for NVIDIA GPUs with full support
of shared memory and caches. Consequently, our method is
more efficient in leveraging the GPU capacity compared to the
specialized kernel method of TensorFlow.
IV. EXPERIMENTS
In this section, we introduce the experimental results when
adopting our diagonalwise refactorization method in training
MobileNets [7] on state-of-the-art frameworks. The results
show that our method gains significant acceleration compared
to the original implementations in these frameworks. We
further investigate the influence of different grouping strategies
and network architectures on our method. We also evaluate
the memory efficiency of our method. All experiments are
conducted on an NVIDIA GTX 1080Ti GPU, and each result
is an average of 1000 batches (with batch size of 64) in the
training procedure.
A. Acceleration on MobileNets
We have implemented our method on five popular deep
learning frameworks including Darknet, Caffe, PyTorch,
MXNet and TensorFlow. The results are shown in Table
II, where “∗” indicates the original implementation in the
corresponding framework (and all other cells in the table are
implemented by us).
To separate the effect of our design, we evaluate three
versions of our implementation. (i) Diagonalwise GEMM
represents our implementation that does not utilize the cuDNN
library; (ii) Diagonalwise cuDNN (w/o grouping)
represents the implementation that utilizes cuDNN without
the grouping mechanism; and (iii) Diagonalwise cuDNN
represents the full implementation that utilizes cuDNN with
grouping. We also implement and evaluate the training perfor-
mance of four typical methods for depthwise convolutions on
Caffe and Darknet, including three channel-by-channel (C-by-
C) methods (C-by-C GEMM, C-by-C GEMM Stream and
C-by-C cuDNN) as well as the specialized kernel method,
where C-by-C GEMM represents the channel-by-channel
implementation using only GEMM API, C-by-C GEMM
Stream represents all GEMM operations are pipelined with
CUDA streams to gain acceleration, and C-by-C cuDNN
represents the channel-by-channel implementation using the
cuDNN library.
First, the specialized kernel methods provide consider-
ably higher efficiency than the channel-by-channel methods,
but have slightly worse or similar performance compared
to the standard convolutions. The Diagonalwise GEMM
implementation of our method performs better than all
channel-by-channel methods without using cuDNN or the
grouping mechanism, but worse than the specialized kernel
methods. When cuDNN is utilized (Diagonalwise cuDNN
w/o grouping), our method offers better training perfor-
mance than most specialized kernel methods except on Tensor-
Flow. Finally, with a carefully selected grouping strategy
(which will be discussed later), our method (Diagonalwise
cuDNN) surpasses all other methods.
Second, our method achieves 15.4× speedup on Darknet,
8.4× on Caffe, 5.4× on PyTorch and 3.5× on MXNet
compared to their channel-by-channel methods, and achieves
1.7× speedup on Darknet and 1.4× speedup on Caffe
and TensorFlow over their specialized kernel methods. The
overall speedup could be decomposed to different parts
of our method. On Caffe, for example, Diagonalwise
GEMM offers 3.84× speedup over the original C-by-C
GEMM, while Diagonalwise cuDNN w/o grouping
and Diagonalwise cuDNN incrementally offer 1.72× and
1.27× speedups, resulting in an overall speedup of 8.4 (≈
3.84 × 1.72 × 1.27) times. The ablation analysis shows that
in our method the refactorization contributes the most in the
speedup. Note that the implementations of our method on
PyTorch, MXNet and TensorFlow use Python API provided
by the frameworks, meaning that they do not benefit from
operator fusion or simplification and thus could be further
TABLE II
TRAINING TIME ON MOBILENETS.
Frameworks cuDNNversion
C-by-C
GEMM
C-by-C
GEMM Stream
C-by-C
cuDNN
Specialized
Kernel
Diagonalwise
GEMM
Diagonalwise
cuDNN (w/o grouping)
Diagonalwise
cuDNN
Standard
Convolution
Darknet
5.1
2854.89 2232.09
706.28
458.22 627.56
343.19 194.21 345.09
6.0 864.18 280.70 193.11 285.22
7.0 517.06 272.81 185.54 275.23
Caffe
5.1
2990.05∗ -
863.63
634.03 777.79
500.96 360.39 495.99
6.0 1000.19 452.63 357.25 450.05
7.0 985.90 452.39 355.69 451.37
PyTorch 0.1.12 5.1 - - 816.83∗ - - 244.21† 152.47† 246.72
PyTorch 0.2.0 5.1 - - 812.00∗ - - 241.61† 150.09† 244.11
MXNet 0.10.0 5.1 - - 554.16∗ - - 211.01† 157.09† 211.14
TensorFlow 1.2 5.1 - - - 241.05∗ - 251.82† 177.56† 255.85
TensorFlow 1.3 6.0 - - - 243.37∗ - 253.94† 179.59† 258.43
Time is measured in ms/batch with a batch size of 64. The bold results of Diagonalwise cuDNN surpass all other methods. ∗ indicates the original
implementation in the framework. All others are our re-implementations. “-” indicats the method is not implemented in the framework. † indicates the
method is implemented using Python API and can be further optimized. C-by-C: channel-by-channel.
TABLE III
TRAINING TIME OF DIFFERENT DEPTHWISE CONVOLUTION LAYERS DURING FORWARD AND BACKWARD PROPAGATION ON CAFFE.
Layer Number Layer Configuration
Forward Backward
C-by-C
GEMM
Specialized
Kernel
Diagonalwise
cuDNN
C-by-C
GEMM
Specialized
Kernel
Specialized
Kernel∗
Diagonalwise
cuDNN
2 3× 3/1, 112× 112× 32 19.63 10.29 7.45 194.55 186.79 23.22 22.84
4 3× 3/2, 112× 112× 64 16.56 4.63 3.94 109.85 46.14 13.51 15.93
6 3× 3/1, 56× 56× 128 32.03 8.51 7.45 209.66 81.44 17.47 16.50
8 3× 3/2, 56× 56× 128 22.72 2.06 2.05 78.16 12.73 6.59 7.02
10 3× 3/1, 28× 28× 256 45.54 3.90 3.86 150.51 20.74 8.42 7.79
12 3× 3/2, 28× 28× 256 37.17 1.06 1.19 75.52 5.22 3.40 3.86
14, 16, 18, 20, 22 3× 3/1, 14× 14× 512 79.31 2.00 2.06 159.60 7.21 4.21 4.60
24 3× 3/2, 14× 14× 512 69.42 0.59 1.10 133.97 2.32 1.84 4.41
26 3× 3/1, 7× 7× 1024 139.03 1.06 1.50 268.62 3.24 2.28 3.49
Total 461.42 34.10 30.61 1380.43 365.84 80.95 86.44
Time is measured in ms/batch with a batch size of 64. C-by-C GEMM is the original implementation in Caffe. Diagonalwise cuDNN utilizes cuDNN
and is grouped with group size of 32. Layer Configuration shows kernel size, stride and size of the input feature map. ∗ indicates the gradients of
weights are not computed.
accelerated when being implemented in C++.
B. Layer-by-layer Experiments
To make a detailed comparison of these methods, we further
conduct layer-by-layer experiments evaluating the time of the
three different training methods on Caffe.
From Table III, the channel-by-channel method (C-by-C
GEMM) has very poor performance in the last few layers. These
layers all have wide-and-small feature maps and have at least
256 input channels. None of them has feature maps larger than
28×28. For C-by-C GEMM, only a small number of threads
are launched for small feature maps and the utilization of GPU
resources is low. For instance, the last depthwise convolution
layer (No. 26) of C-by-C GEMM has only 1/8 threads
compared to the first row of layer (No. 2). This amplifies the
performance gap between the channel-by-channel method and
other methods.
During forward propagation, Diagonalwise cuDNN
outperforms all other methods in the total training time.
Diagonalwise cuDNN is better than Specialized
Kernel in the first layers, but Specialized Kernel
surpasses Diagonalwise cuDNN in the last few layers.
This is because small feature maps usually lead to more
efficient usage of shared memory and higher cache-hit rate,
which improve the performance of the specialized kernel
TABLE IV
TRAINING TIME OF DIFFERENT LAYER TYPES ON CAFFE.
Type C-by-CGEMM
Specialized
Kernel
Diagonalwise
cuDNN
Conv 1× 1 16.39% 24.02% 46.43%
Conv DW 3× 3 82.86% 71.79% 45.41%
Conv 3× 3 0.72% 4.04% 7.87%
Fully Connected 0.03% 0.15% 0.29%
Diagonalwise cuDNN utilizes cuDNN and is grouped with
group size of 32. C-by-C: channel-by-channel.
method. For Diagonalwise cuDNN, it is relatively difficult
to find a balance between computational redundancy and GPU
utilization when the number of channels is large, resulting in
slightly lower performance compared to the specialized kernel
method in the last layers.
During backward propagation, Diagonalwise cuDNN
significantly outperforms other methods. To understand
the poor performance of Specialized Kernel, we
also evaluate it without computing the gradients of the
weights (Specialized Kernel∗). The result shows that
Specialized Kernel spends most of its training time in
computing the gradients. This is because there are memory
write hazards when computing the gradients, and the atomic
operations slow down the whole training procedure of the
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Fig. 5. Training time with (a) grouping by the number of groups and
(b) grouping by the group size. cuDNN 5.1 is used in all frameworks.
Implementations on PyTorch, MXNet and TensorFlow use Python API.
specialized kernel method. This problem is more serious in the
first few layers, where the feature maps are larger and memory
write conflicts are more frequent. Optimized kernels and
algorithms in the cuDNN library give significant acceleration
to our diagonalwise refactorization method.
Table IV shows the training time of each layer type
using three methods to train a standard MobileNet. Com-
pared to C-by-C GEMM and Specialized Kernel, the
ratio of time spent on training depthwise convolution layers
dramatically decreases (to 45.41%) using the diagonalwise
refactorization method (Diagonalwise cuDNN).
C. Grouping Strategies
We propose two strategies for grouping in our method and
investigate their influence on the training performance.
Grouping by the number. The first strategy is to group by
the number of groups. Assuming that the number of groups
is G, every depthwise convolution layer is divided into G
diagonalwise groups and each group contains M/G channels.
We compare the efficiency of our method with G from 1 to
16 and the results are demonstrated in Figure 5(a).
Grouping by the size. The second strategy is to group by
the group size. Assuming that the group size is S channels,
there will be M/S groups in each depthwise convolution layer
after grouping. We compare the efficiency of our method with
S from 16 to 128. Figure 5(b) shows the results under different
configurations.
From Figure 5, the utilization of a group strategy consider-
ably improves the performance of our method. Compared to
the methods without grouping, grouping by the number offers
1.6× speedup while grouping by the size achieves 1.76×
speedup. Grouping by the size outperforms grouping by the
number, because the first few thin layers does not suffer from
the redundant computation.
D. Different MobileNets Hyperparameters
To evaluate the generalization ability of our method, we
conduct extensive experiments on MobileNet variants with
different hypermeters. The variants include shallow Mobile-
Net, thinner MobileNet with width multiplier of 0.75 and
0.5, and low-resolution MobileNet with resolution multiplier
of 128, respectively representing networks with fewer layers,
fewer channels and smaller feature maps. Table V shows
the results for these variants where Diagonalwise cuDNN
significantly outperforms all other methods, demonstrating our
method is adaptive to different networks built with depthwise
convolutions.
Compared to the results on standard MobileNets (Table
II), our method offers lower speedup over channel-by-channel
methods but higher speedup over specialized kernel methods
on shallow MobileNet and thinner MobileNet: our method
offers 6.47× speedup on Caffe and 1.8× on TensorFlow
over their original implementations. But on low-resolution
MobileNets, the results are opposite: our method achieves
14.6× speedup on Caffe and only 1.2× on TensorFlow. These
differences are attributed to the change in the number of wide-
and-small depthwise convolution layers. Shallow MobileNet
removes 5 wide-and-small depthwise convolution layers, while
thinner MobileNet reduce the number of channels in every
layer. This reduces the number of wide-and-small layers,
which improves the average utilization of GPU resources in the
channel-by-channel methods and provides better performance.
But for the specialized kernel methods, the average shared
memory and cache hit-rate is lower. Low-resolution MobileNet
shrink every feature map in the networks. Small features maps
further reduce the utilization of GPU resources in the channel-
by-channel methods. The specialized kernel methods benefit
more from the shrinking of feature maps because of higher
shared memory and caches hit rate.
E. Memory Efficiency
One potential side effect of our method is that the increase
of the parameters may lead to large GPU memory usage. We
present extensive experiments with GPU memory usage on
Darknet, Caffe and PyTorch to evaluate the memory efficiency
of our method. We compare our method with two channel-by-
channel methods (C-by-C GEMM and C-by-C cuDNN) and
the specialized kernel method. From Table VI, the increase
in memory usage of our method is negligible compared to
C-by-C cuDNN and the specialized kernel method, and our
method consumes less GPU memory than C-by-C GEMM,
proving our method is memory-efficient.
V. DISCUSSION
A. Extra Computational Cost
As demonstrated in Section III-B, by converting a depthwise
convolution into a standard convolution using diagonalwise
TABLE V
TRAINING TIME OF MOBILENET VARIANTS WITH DIFFERENT HYPERPARAMETERS.
Architecture Framework C-by-C GEMM C-by-C cuDNN Specialized Kernel Diagonalwise cuDNN Grouping Strategy
Shallow
MobileNet
Darknet 1644.92 486.63 412.20 151.12
size=32Caffe 1776.58 600.66 545.14 274.55
PyTorch 0.2.0 - 492.84∗ - 116.34†
MXNet 0.10.0 - 361.45∗ - 116.51†
TensorFlow 1.2 - - 206.90∗ 137.46† size=64
Thinner
MobileNet
(Width
Multiplier
0.75)
Darknet 2121.06 524.10 347.81 172.17
size=24Caffe 2269.27 670.91 490.56 295.19
PyTorch 0.2.0 - 605.23∗ - 110.78†
MXNet 0.10.0 - 415.97∗ - 118.51†
TensorFlow 1.2 - - 209.35∗ 141.07† size=48
Thinner
MobileNet
(Width
Multiplier
0.5)
Darknet 1358.60 341.69 230.39 102.14
size=32Caffe 1473.85 465.80 343.40 209.50
PyTorch 0.2.0 - 396.86∗ - 74.06†
MXNet 0.10.0 - 280.69∗ - 84.42†
TensorFlow 1.2 - - 155.56∗ 85.50† size=64
Low-resolution
MobileNet
(Resolution
Multiplier
128)
Darknet 2219.51 443.16 97.25 69.25
size=32Caffe 2201.68 544.13 170.35 150.88
PyTorch 0.2.0 - 410.85∗ - 54.83†
MXNet 0.10.0 - 280.38∗ - 56.46†
Tensorflow 1.2 - - 78.98∗ 65.83† size=64
Time is measured in ms/batch with a batch size of 64. Diagonalwise cuDNN utilizes cuDNN and is grouped with group size of 32. C-by-C:
channel-by-channel. The bold results of Diagonalwise cuDNN surpass all other methods. ∗ indicates the original implementation in the framework.
† indicates the method is implemented using Python API. cuDNN 5.1 is used in all frameworks.
TABLE VI
MEMORY CONSUMPTION ON DARKNET, CAFFE AND PYTORCH.
Framework C-by-CGEMM
C-by-C
cuDNN
Specialized
Kernel
Diagonalwise
cuDNN
Darknet 5369MB 5355MB 5355MB 5355MB
Caffe 8015MB 7973MB 7947MB 7981MB
PyTorch 0.2.0 - 3795MB - 3807MB
C-by-C GEMM is the original implementation in Caffe. Diagonalwise
cuDNN utilizes cuDNN and is grouped with group size of 32. cuDNN 5.1
is used in all frameworks.
refactorization, extra computational cost is introduced. But this
extra computational cost can be ignored compared with the
speedup achieved by our method for three reasons.
Firstly, our method is focused on the training performance
of ConvNets built with depthwise convolutions. During train-
ing procedure, execution speed and memory consumption are
the two key points which affect the training time and the
batch size, while the number of floating point operations is
less concerned. From these two aspects, our method achieves
significant speedup on five popular deep learning frameworks
with little impact on memory utilization (as demonstrated
in Section IV-E). These advantages make our method more
efficient for training depthwise convolutions.
Secondly, in practice, the reduction in computational cost
by depthwise convolutions does not provide high training
speed on hardware with high parallelism like GPUs. This
is because the performance is significantly affected by the
hit rates of shared memory and cache, but not rigorously
related to the number of floating point operations. From Table
I, channel-by-channel method and specialized kernel method
spend most of the training time (83% for channel-by-channel
method and 72% for specialized kernel method) on depthwise
convolutions, which have only 3% of the FLOPs, due to the
inefficient shared memory utilization (in channel-by-channel
method) and the lack of algorithm-level and microarchitecture-
level optimization (in specialized kernel method). Instead, our
method increases the inter-channel parallelism and leverages
the highly efficient cuDNN optimization. By this means, the
extra cost is hidden by the parallel computation and has little
impact on training speed, which provides significant speedup
compared with the other two methods.
Thirdly, our method is much more implementation-friendly
than the specialized kernel method of TensorFlow, and pro-
vides better compatibility by using cuDNN. Instead of manu-
ally designing kernels to handle various cases, our method only
needs to add a simple mask filtering on regular convolutions
and provide high efficiency.
B. Extensibility
In this subsection we briefly discuss the extensibility of
the proposed method. The utilization of mask matrices makes
diagonalwise refactorization easy to be adopted in networks
with sparse connections.
One example is group convolution. Group convolutions are
adopted in the state-of-the-art networks such as [34] and [9].
Depthwise convolution could be viewed as a special case
of group convolution where the number of groups equals
the number of channels. In a more general case, several
groups in a group convolution can be rearranged into a larger
diagonalwise group using our method and the computation
can be accelerated by increasing the parallelism between
groups. Moreover, our method can be utilized to more flexible
networks architectures which adopt convolutional kernels of
different sizes to each group.
Another example is network pruning, a technique that cuts
off redundant weights/connections and accelerates the infer-
ence procedure. The flexibility of network pruning strategies
introduces extra cost into the training procedure, because the
connections between neurons in a network become sparser
and harder to control. Our method can accelerate the training
procedure and eliminate the extra cost by setting pruned
positions in mask matrices to 0 and other positions to 1, and
offers significant speedup when pruning networks built with
depthwise convolutions and group convolutions.
VI. CONCLUSION
In this paper, we analyze the problems of typical methods
for implementing depthwise convolutions in popular deep
learning frameworks, and propose a novel method (called
diagonalwise refactorization) to accelerate the training of
depthwise convolution layers. By rearranging the depthwise
filters in a large diagonal weight matrix, our method increases
the computation parallelism in depthwise convolutions. Exper-
iments on five popular frameworks show that the diagonalwise
refactorization method offers significant acceleration.
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